

Features

- $\pm 250\text{mV}$ input voltage range optimized for current measurement using shunt resistors
- Low offset error and drift
 - : $\pm 0.2\text{mV}$ (max), $\pm 3\mu\text{V}/^\circ\text{C}$ (max)
- Fixed gain: 8.2
- Low gain error and drift
 - : $\pm 0.3\%$ (max), $\pm 50\text{ppm}/^\circ\text{C}$ (max)
- Low nonlinearity and drift: 0.03%, 1ppm/ $^\circ\text{C}$ (typ)
- 3.3V operation on high side
- System-level diagnostic features
- Safety-related certifications:
 - : 7071V_{PK} basic isolation per DIN VDE V 0884-11: 2017-01
 - : 5000V_{RMS} isolation for 1 minute per UL1577
- High CMTI on Pai8300: 140kV/ μs (typ)

Applications

- Shunt-resistor-based current sensing in:
 - Motor drives
 - Frequency inverters
 - Uninterruptible power supplies

Description


The Pai8300 is a precision, isolated amplifier with an output separated from the input circuitry by an isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide reinforced galvanic isolation of up to 5kV_{RMS} according to VDE V 0884-11 and UL1577. Used in conjunction with isolated power supplies, this isolated amplifier separates parts of the system that operate on different common-mode voltage levels and protects lower-voltage parts from damage.

The input of the Pai8300 is optimized for direct connection to shunt resistors or other low voltage level signal sources. The excellent performance of the device supports accurate current control resulting in system-level power savings.

The Pai8300 is specified over the extended industrial temperature range of -40°C to $+125^\circ\text{C}$.

| PART NUMBER | PACKAGE | BODY SIZE |
|-------------|-----------|--------------|
| Pai8300-W5R | WB SOIC-8 | 5.85mm*7.5mm |

Simplified Schematic



1 Pin Configurations and Functions




Fig1. Pin Configuration

Pin Functions

| PIN NO. | PIN NAME | TYPE | DESCRIPTION |
|---------|----------|------|--|
| 1 | VDD1 | - | High-side power supply, 3.0V to 5.5V relative to GND1. |
| 2 | INP | I | Noninverting analog input |
| 3 | INN | I | Inverting analog input |
| 4 | GND1 | - | High-side analog ground |
| 5 | GND2 | - | Low-side analog ground |
| 6 | OUTN | O | Inverting analog output |
| 7 | OUTP | O | Noninverting analog output |
| 8 | VDD2 | - | Low-side power supply, 3.0V to 5.5V |

2 Specifications

2.1 Absolute Maximum Ratings⁽¹⁾

| Parameter | Symbol | MIN | MAX | UNIT |
|--|--|----------|------------|------|
| Power supply | VDD1 to GND1 | -0.3 | 6.5 | V |
| | VDD2 to GND2 | -0.3 | 6.5 | V |
| Input voltage | INP, INN | GND1 - 6 | VDD1 + 0.5 | V |
| Output voltage | OUTP, OUTN | GND2-0.5 | VDD2 + 0.5 | V |
| Input current | Continuous, any pin except power-supply pins | -10 | 10 | mA |
| Junction temperature, T_J ⁽²⁾ | T_J | -40 | 150 | °C |
| Storage temperature, T_{stg} | T_{stg} | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2.2 ESD Ratings

| | | | |
|-------------------------------------|---|-------|---|
| $V_{(ESD)}$ Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V |
| | Charged-device model (CDM), per JEDEC specification JESD22- C101 ⁽²⁾ | ±1000 | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

2.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

| Symbol | Description | MIN | MAX | UNIT |
|---|-----------------------------------|-------|----------|------|
| High side power supply | VDD1 to GND1 | 3.0 | 5.5 | V |
| Low side power supply | VDD2 to GND2 | 3.0 | 5.5 | V |
| Differential input voltage before clipping output | $V_{IN} = V_{INP} - V_{INN}$ | -320 | 320 | mV |
| Specified linear differential input full-scale | $V_{IN} = V_{INP} - V_{INN}$ | -250 | 250 | mV |
| Absolute common-mode input voltage(1) | $(V_{INP} + V_{INN}) / 2$ to GND1 | -2 | VDD1 | V |
| Operating common-mode input voltage | $(V_{INP} + V_{INN}) / 2$ to GND1 | -0.16 | VDD1-2.1 | |
| T_A | Ambient Temperature | -40 | 125 | °C |

(1) Steady-state voltage supported by the device in case of a system failure. See the specified common-mode input voltage V_{CM} for normal operation. Observe analog input voltage range as specified in the Absolute Maximum Ratings table.

2.4 Thermal Information

| Symbol | Parameter | Typ | Unit |
|----------------------|---|-----|------|
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 85 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 26 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 43 | °C/W |

2.5 Power Ratings

| Symbol | Parameter | Test condition | VALUE | UNIT |
|--------|--|----------------|-------|------|
| PD | Maximum power dissipation (both sides) | VDD1=VDD2=5V | 80 | mW |
| | | VDD1=VDD2=3.6V | 60 | |
| PD1 | Maximum power dissipation (high side) | VDD1=5V | 40 | mW |
| | | VDD1=3.6V | 30 | |
| PD2 | Maximum power dissipation (low side) | VDD2=5V | 30 | mW |
| | | VDD2=3.6V | 30 | |

2.6 Insulation Specifications

Over operating free-air temperature range (unless otherwise noted)

| PARAMETER | Description | TEST CONDITIONS | VALUE | UNIT |
|--------------------------------------|-----------------------------------|--|-------|------|
| CLR | External clearance ⁽¹⁾ | Shortest pin-to-pin distance through air | > 8 | mm |
| CPG | External creepage ⁽¹⁾ | Shortest pin-to-pin distance across the package surface | > 8 | mm |
| DTI | Distance through insulation | Minimum internal gap (internal clearance) of the double insulation (2 × 10.5 μm) | 21 | μm |
| CTI | Comparative tracking index | DIN EN 60112 (VDE 0303-11); IEC 60112 | > 400 | V |
| | Material group | According to IEC 60664-1 | I | |
| Overvoltage category per IEC 60664-1 | | Rated mains voltage ≤ 300 V _{RMS} | I-IV | |
| | | Rated mains voltage ≤ 600 V _{RMS} | I-IV | |
| | | Rated mains voltage ≤ 1000 V _{RMS} | I-III | |

DIN V VDE V 0884-11 (VDE V 0884-11): 2017-01⁽²⁾

| PARAMETER | Description | TEST CONDITIONS | VALUE | UNIT |
|---------------------|---|---|-------|------------------|
| V _{IORM} | Maximum repetitive peak isolation voltage | AC voltage | 1414 | V _{PK} |
| V _{IOWM} | Maximum working isolation voltage | AC voltage (sine wave) | 1000 | V _{RMS} |
| | | DC voltage | 1414 | V _{DC} |
| V _{IOTM} | Maximum transient isolation voltage | V _{TEST} = V _{IOTM} , t = 60 sec (qualification) V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production) | 7071 | V _{PK} |
| V _{IOSM} | Maximum surge isolation voltage ⁽³⁾ | Test method per IEC 62368-1, 1.2/50 μs waveform, V _{TEST} = 1.3 × V _{IOSM} (qualification) | 5000 | V _{PK} |
| V _{pd} (m) | Input to Output Test Voltage, Method A After Environmental Tests Subgroup1 After input and/or Safety Test Subgroup2 and Subgroup3 | V _{IORM} × 1.3 = V _{pd} (m), t _{ini} = 60 sec, t _m = 10 sec, partial discharge < 5 pC | 1838 | V _{PK} |
| | | V _{IORM} × 1.2 = V _{pd} (m), t _{ini} = 60 sec, t _m = 10 sec, partial discharge < 5 pC | 1696 | V _{PK} |

| PARAMETER | Description | TEST CONDITIONS | VALUE | UNIT |
|-------------------|---|---|-------------|-------------------|
| | Method b1; At routine test (100% production) and preconditioning (type test) ⁽⁴⁾ | $V_{IORM} \times 1.5 = V_{pd} (m)$, $t_{ini} = 1 \text{ sec}$, $t_m = 1 \text{ sec}$, partial discharge $< 5 \text{ pC}$ | 2121 | V _{peak} |
| C _{IO} | Barrier capacitance, input to output ⁽⁵⁾ | $V_{IO} = 0.4 \sin(2\pi ft)$, $f = 1 \text{ MHz}$ | 1.2 | pF |
| R _{IO} | Isolation resistance, input to output ⁽⁵⁾ | $V_{IO} = 500 \text{ V}$ at $T_A = 25^\circ\text{C}$ | $> 10^{12}$ | Ω |
| | | $V_{IO} = 500 \text{ V}$ at $100^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ | $> 10^{11}$ | Ω |
| | | $V_{IO} = 500 \text{ V}$ at $T_S = 150^\circ\text{C}$ | $> 10^9$ | Ω |
| Pollution degree | | | 2 | |
| Climatic category | | | 40/125/21 | |

UL 1577

| PARAMETER | Description | TEST CONDITIONS | VALUE | UNIT |
|------------------|-----------------------------|---|-------|------------------|
| V _{ISO} | Withstand isolation voltage | $V_{TEST} = V_{ISO} = 5000V_{RMS}$, $t = 60 \text{ sec. (qualification)}$, $V_{TEST} = 1.2 \times V_{ISO} = 6000V_{RMS}$, $t = 1 \text{ sec (100% production)}$ | 5000 | V _{RMS} |

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier are tied together, creating a two-pin device.

2.8 Safety-Related Certifications

| | | | |
|------------|--|---|--------------------------|
| CQC | Certified according to GB 4943.1-2011 | Basic Insulation, Altitude $\leq 5000 \text{ m}$, Tropical Climate 1000 V _{RMS} maximum working voltage. | Certificate number: |
| CSA | Certified according to IEC 60950-1, IEC 62368-1, IEC 61010-1 and IEC 60601-1 | | Master contract number : |
| UL | Recognized under UL 1577 Component Recognition Program | Single protection, 5000V _{RMS} | File number: |
| VDE | Certified according to DIN V VDE V 0884-11:2017-01, and DIN EN 60950-1 (VDE 0805 Teil 1):2014-08 | Basic Insulation Maximum Transient Isolation voltage, 7071 V _{PK} ; Maximum Repetitive Peak Isolation Voltage, 1414V _{PK} ; Maximum Surge Isolation Voltage, 6500 V _{PK} | Certification number: |

2.9 Safety-Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

| Symbol | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------|------------------------------------|---|-----|-----|------|--------------------|
| I_S | Safety output supply current | $R_{\theta JA}=85.4^{\circ}\text{C/W}$, $T_J=150^{\circ}\text{C}$, $T_A=25^{\circ}\text{C}$, $V_{DD1}=V_{DD2}=5.5\text{V}$ | - | - | 266 | mA |
| | | $R_{\theta JA}=5.4^{\circ}\text{C/W}$, $T_J=150^{\circ}\text{C}$, $T_A=25^{\circ}\text{C}$, $V_{DD1}=V_{DD2}=3.6\text{V}$ | - | - | 408 | mA |
| P_S | Safety supply power ⁽¹⁾ | $R_{\theta JA}=85.4^{\circ}\text{C/W}$, $T_J=150^{\circ}\text{C}$, $T_A=25^{\circ}\text{C}$ | | | 1463 | mW |
| T_S | Maximum Safety temperature | | | | 150 | $^{\circ}\text{C}$ |

- (1) The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A .

The junction-to-air thermal resistance, $R_{\theta JA}$, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature. $P_S = I_S \times V_I$, where V_I is the maximum input voltage.

3 Specifications

3.1 Electrical Characteristics

Minimum and maximum specifications of the Pai8300 apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD1} = 3.0\text{V}$ to 5.5V , $V_{DD2} = 3.0\text{V}$ to 5.5V , $I_{NP} = -250\text{mV}$ to $+250\text{mV}$, and $I_{NN} = \text{GND1} = 0\text{V}$; typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{DD1} = 5\text{V}$, and $V_{DD2} = 3.3\text{V}$ unless otherwise noted)

| PARAMETER | | TEST CONDITION | MIN | TYP | MAX | UNIT |
|---------------------|---|--|---------------|------------|-----|--------------------------------|
| ANALOG INPUT | | | | | | |
| V_{CMov} | Common-mode overvoltage detection level | | $V_{DD1} - 2$ | | | V |
| | Hysteresis of common-mode overvoltage detection level | | | 95 | | mV |
| V_{OS} | Input offset voltage ⁽¹⁾ | initial, at $T_A = 25^{\circ}\text{C}$, $V_{INP} = V_{INN} = \text{GND1}$ | -0.2 | ± 0.01 | 0.2 | mV |
| TCV_{OS} | Input offset drift ⁽¹⁾ | | -3 | ± 1 | 3 | $\mu\text{V}/^{\circ}\text{C}$ |
| CMRR | Common-mode rejection ratio | $f_{IN} = 0\text{ Hz}$, $V_{CM\ min} \leq V_{CM} \leq V_{CM\ max}$ | | 80 | | dB |
| | | $f_{IN} = 10\text{ kHz}$, $V_{CM\ min} \leq V_{CM} \leq V_{CM\ max}$ | | 80 | | dB |
| C_{IN} | Single-ended input capacitance | $I_{NN} = \text{GND1}$, $f_{IN} = 275\text{ kHz}$ | | 10 | | pF |
| C_{IND} | Differential input capacitance | $f_{IN} = 275\text{ kHz}$ | | 14 | | pF |
| R_{IN} | Single-ended input resistance | $I_{NN} = \text{GND1}$ | | 27 | | $\text{K}\Omega$ |
| R_{IND} | Differential input resistance | | | 32 | | $\text{K}\Omega$ |
| I_{IB} | Input bias current | $I_{NP} = I_{NN} = \text{GND1}$, $I_{IB} = (I_{IBP} + I_{IBN})/2$ | -20 | -10 | -5 | μA |
| TCI_{IB} | Input bias current drift | | | ± 3 | | $\text{nA}/^{\circ}\text{C}$ |
| I_{IO} | Input offset current | | | ± 20 | | nA |

(1) The typical value includes one sigma statistical variation.

Electrical Characteristics (continued)

Minimum and maximum specifications of the Pai8300 apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD1} = 3.0\text{V}$ to 5.5V , $V_{DD2} = 3.0\text{V}$ to 5.5V , $\text{INP} = -250\text{mV}$ to $+250\text{mV}$, and $\text{INN} = \text{GND1} = 0\text{V}$; typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{DD1} = 5\text{V}$, and $V_{DD2} = 3.3\text{V}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITION | MIN | TYP | MAX | UNIT |
|---|--|--|--------|--------------|-------|----------------------------|
| ANALOG OUTPUT | | | | | | |
| | Normal gain | | | 8.2 | | V/V |
| E_G | Gain error ⁽¹⁾ | initial, at $T_A = 25^{\circ}\text{C}$ | -0.3% | $\pm 0.05\%$ | 0.3% | |
| TCE_G | Gain error drift ⁽¹⁾ | | -50 | ± 15 | 50 | ppm/ $^{\circ}\text{C}$ |
| | Nonlinearity ⁽¹⁾ | | -0.03% | $\pm 0.01\%$ | 0.03% | |
| | Nonlinearity drift | | | 1 | | ppm/ $^{\circ}\text{C}$ |
| THD | Total harmonic distortion | $V_{\text{IN}} = 0.5\text{V}, f_{\text{IN}} = 10\text{kHz}, \text{BW} = 100\text{kHz}$ | | -85 | | dB |
| | Output noise | $V_{\text{INP}} = V_{\text{INN}} = \text{GND1}, \text{BW} = 100\text{kHz}$ | | 230 | | μV_{RMS} |
| SNR | Signal-to-noise ratio | $V_{\text{IN}} = 0.5\text{V}, f_{\text{IN}} = 1\text{kHz}, \text{BW} = 10\text{kHz}$ | | 88 | | dB |
| | | $V_{\text{IN}} = 0.5\text{V}, f_{\text{IN}} = 10\text{kHz}, \text{BW} = 100\text{kHz}$ | | 75 | | dB |
| PSRR | Power-supply rejection ratio ⁽²⁾ | PSRR vs V_{DD1} , at DC | | -90 | | dB |
| | | PSRR vs V_{DD1} , 100mV and 10kHz ripple | | -95 | | |
| | | PSRR vs V_{DD2} , at DC | | -90 | | |
| | | PSRR vs V_{DD2} , 100mV and 10kHz ripple | | -95 | | |
| V_{CMout} | Common-mode output voltage | | 1.40 | 1.44 | 1.49 | V |
| V_{FAILSAFE} | Failsafe differential output voltage | | | -2.6 | -2.5 | V |
| BW | Output bandwidth | | 250 | 310 | | kHz |
| R_{OUT} | Output resistance | On OUTP or OUTN | | <0.2 | | Ω |
| | Output short-circuit current | | | ± 13 | | mA |
| CMTI | Common-mode transient immunity | $ \text{GND1} - \text{GND2} = 1\text{kV}$ | 100 | 150 | | kV/us |
| Power supply | | | | | | |
| $V_{DD1_{\text{U}}}$ V_{LO} | V_{DD1} undervoltage detection threshold voltage | V_{DD1} falling | 2.4 | 2.5 | 2.7 | V |
| $V_{DD2_{\text{U}}}$ V_{LO} | V_{DD2} undervoltage detection threshold voltage | V_{DD2} falling | 2.1 | 2.3 | 2.5 | V |
| IDD1 | High-side supply current | $3.0\text{V} \leq V_{DD1} \leq 3.6\text{V}$ | | 4 | 6 | mA |
| | | $4.5\text{V} \leq V_{DD1} \leq 5.5\text{V}$ | | 4 | 6 | |
| IDD2 | Low-side supply current | $3.0\text{V} \leq V_{DD2} \leq 3.6\text{V}$ | | 3 | 5 | mA |
| | | $4.5\text{V} \leq V_{DD2} \leq 5.5\text{V}$ | | 3 | 5 | |

(2) This parameter is output referred

3.2 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITION | MIN | TYP | MAX | UNIT |
|-----------|---|---|-----|-----|-----|---------------|
| t_r | Rise time of OUTP, OUTN | See Fig2 | - | 1.0 | | μS |
| t_f | Fall time of OUTP, OUTN | See Fig2 | - | 1.0 | | μS |
| | INP, INN to OUTP, OUTN signal delay (50% – 50%) | unfiltered output, see Fig2 | - | 1.2 | 1.5 | μS |
| | INP, INN to OUTP, OUTN signal delay (50% – 10%) | unfiltered output, see Fig2 | | 0.7 | 1 | μS |
| | INP, INN to OUTP, OUTN signal delay (50% – 90%) | unfiltered output, see Fig2 | | 1.7 | 2 | μS |
| t_{AS} | Analog settling time | VDD1 step to 3.0 V with VDD2 \geq 3.0 V, to OUTP, OUTN valid, 0.1% settling | | 350 | | μS |




Fig2. Rise, Fall, and Delay Time Waveforms

3.3 Typical Characteristics

at $V_{DD1} = 5\text{ V}$, $V_{DD2} = 5\text{ V}$, $V_{INP} = -250\text{ mV}$ to 250 mV , $V_{INN} = 0\text{ V}$, and $f_{IN} = 10\text{ kHz}$ (unless otherwise noted)




Fig3. Common-Mode Overtolerance Detection Level vs High-Side Supply Voltage




Fig.4 Common-Mode Overtolerance Detection Level vs Temperature




Fig5. Input Offset Voltage vs Temperature




Fig6. Common-Mode Rejection Ratio vs Temperature




Fig7. Input Bias Current vs Temperature




Fig8. Input Bias Current vs V_{DD1}

at $V_{DD1} = 5\text{ V}$, $V_{DD2} = 5\text{ V}$, $V_{INP} = -250\text{ mV}$ to 250 mV , $V_{INN} = 0\text{ V}$, and $f_{IN} = 10\text{ kHz}$ (unless otherwise noted)




Fig9. Gain Error vs. Supply Voltage




Fig10. Nonlinearity vs. Supply Voltage




Fig11. Nonlinearity vs. Input Voltage




Fig12. Nonlinearity vs. Temperature




Fig13. THD vs. Supply Voltage




Fig14. THD vs. Temperature

at $V_{DD1} = 5\text{ V}$, $V_{DD2} = 5\text{ V}$, $V_{INP} = -250\text{ mV}$ to 250 mV , $V_{INN} = 0\text{ V}$, and $f_{IN} = 10\text{ kHz}$ (unless otherwise noted)




Fig15. SNR vs. Supply Voltage




Fig16. SNR vs. Temperature y Voltage




Fig15. Output Common Mode Voltage vs. Supply Voltage




Fig16. Output Common Mode Voltage vs. Temperature




Fig17. Output Voltage vs. Input Voltage




Fig18. SNR vs. Input Voltage

at $V_{DD1} = 5\text{ V}$, $V_{DD2} = 5\text{ V}$, $V_{INP} = -250\text{ mV}$ to 250 mV , $V_{INN} = 0\text{ V}$, and $f_{IN} = 10\text{ kHz}$ (unless otherwise noted)




Fig19. Supply Current vs Supply Voltage




Fig20. Supply Current vs Temperature




Fig21. Rise and Fall Time vs Supply Voltage




Fig22. Rise and Fall Time vs Temperature




Fig21. Signal Delay vs Supply Voltage




Fig22. Signal Delay vs Supply Voltage


4 Detailed Description

4.1 Overview

The Pai8300 is a fully-differential, precision, isolated amplifier. The input stage of the device consists of a fully differential amplifier that drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator generates data pulse. The drivers (called TX in the Functional Block Diagram) transfer the data pulse of the modulator across the isolation barrier. The received data pulse is synchronized and processed, as shown in the Functional Block Diagram, by a low pass filter and out buffer on the low-side and presented as a differential output of the device.

Pai8300 adopts single channel transfer architecture and saves one clock channel, compared with current other amplifiers products, Pai8300 has the lowest power consumption. Pai8300 also uses the patented I-divided Voltage technology to support a high level of magnetic field immunity.

4.2 Function block diagram



4.3 Feature Description

4.3.1 Analog Input

The differential amplifier input stage of the Pai8300 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The gain of the differential amplifier is set by internal precision resistors to a factor of 4 with a differential input impedance of 32k Ω . The modulator converts the analog signal into data pulse that is transferred across the isolation barrier, as described in patented I-divided technology.

There are two restrictions on the analog input signals (V_{INP} and V_{INN}). First, if the input voltage exceeds the range $GND1-6V$ to $VDD1+0.5V$, the input current must be limited to 10mA because the device input electrostatic discharge (ESD) diodes turn on. In addition, the linearity and noise performance of the device are ensured only when the analog input voltage remains within the specified linear full-scale range (FSR) and within the specified common-mode input voltage range.

4.3.2 Isolation Channel Signal Transmission

The Pai8300 uses the patented I-divided (I-D) modulation scheme to transmit the modulator output data pulse across the SiO_2 -based isolation barrier. The Pai8300 also uses special circuit techniques to maximize the CMTI performance and minimize the radiated emissions caused by the high-frequency carrier and IO buffer switching.

4.3.3 Failsafe Output

The Pai8300 offers a fail-safe output that simplifies diagnostics on a system level. The fail-safe output is active in two cases:

- When the high-side supply $VDD1$ of the Pai8300 is missing, or
- When the common-mode input voltage, that is $V_{CM} = (V_{INP} + V_{INN})/2$, exceeds the minimum common-mode overvoltage detection level V_{CMOV} of $VDD1-2V$.

Figure 23 and Figure 24 show the fail-safe output of the Pai8300 as a negative differential output voltage value that does not occur under normal device operation. Use the $V_{FAILSAFE}$ voltage specified in the Electrical Characteristics table as a reference value for the fail-safe detection on a system level.



Fig23. Typical Negative Clipping Output of Pai8300



Fig24. Typical Fail-Safe Output of Pai8300

4.4 Device Functional Modes

The Pai8300 is operational when the power supplies $VDD1$ and $VDD2$ are applied, as specified in the Recommended Operating Conditions table in the Specifications section.

5 Application and Implementation

5.1 Application Information

The low input voltage range, very low nonlinearity, and temperature drift make the Pai8300 a high-performance solution for industrial applications where shunt-based current sensing with high common-mode voltage levels is required.

5.2 Typical Application

Isolated amplifiers are widely used in frequency inverters, which are critical parts of industrial motor drives, photovoltaic inverters, uninterruptible power supplies, and other industrial applications. The input structure of the Pai8300 is optimized for use with low-value shunt resistors in current sensing applications.

Figure 25 depicts a typical operation of the Pai8300 for current sensing in a frequency inverter application. Phase current measurement is accomplished through the shunt resistors, R_{SHUNT} (in this case, a two-pin shunt). The differential input and the high common-mode transient immunity of the Pai8300 ensure reliable and accurate operation even in high-noise environments (such as the power stage of the motor drive). The high impedance input and wide input voltage range make the Pai8311 suitable for DC bus voltage sensing.




Fig25. Using the Pai8300 for Current Sensing in Frequency Inverters

5.2.1 Design Requirements

Table1 lists the parameters for this typical application.

Table1 Design Requirement

| PARAMETER | VALUE |
|---|-------------------|
| High-side supply voltage | 3.3V or 5V |
| Low-side supply voltage | 3.3V or 5V |
| Voltage drop across the shunt for a linear response | ± 250mV (maximum) |
| Signal delay (50% VIN to 90% OUTP, OUTN) | 2μs (maximum) |

5.2.2 Detailed Design Procedure

The high-side power supply (VDD1) for the Pai8300 is derived from the power supply of the upper gate driver. Further details are provided in the Power Supply Recommendations section.

The floating ground reference (GND1) is derived from one of the ends of the shunt resistor that is connected to the negative input of the Pai8300 (INN). If a four-pin shunt is used, the inputs of the Pai8300 device are connected to the inner leads and GND1 is connected to one of the outer shunt leads.

Use Ohm's Law to calculate the voltage drop across the shunt resistor (V_{SHUNT}) for the desired measured current: $V_{SHUNT} = I \times R_{SHUNT}$.

Consider the following two restrictions to choose the proper value of the shunt resistor R_{SHUNT} :

- The voltage drop caused by the nominal current range must not exceed the recommended differential input voltage range: $V_{SHUNT} \leq \pm 250\text{mV}$
- The voltage drop caused by the maximum allowed overcurrent must not exceed the input voltage that causes a clipping output: $V_{SHUNT} \leq V_{Clipping}$. For system using single-ended input ADC, Figure 26 shows an example of a TLV6001-based signal conversion and filter circuit as used for recommended example. Tailor the bandwidth of this filter stage to the bandwidth requirement of the system and use NPO-type capacitors for best performance.




Fig26. Connecting the Pai8300 Output to a Single-Ended Input ADC

5.2.3 Application Curves

In frequency inverter applications, the power switches must be protected in case of an overcurrent condition. To allow for fast powering off of the system, a low delay caused by the isolated amplifier is required. Figure 47 shows the typical full-scale step response of the Pai8300. Consider the delay of the required window comparator and the micro control unit (MCU) to calculate the overall response time of the system.



Fig27. Step Response of the Pai8300

The high linearity and low temperature drift of offset and gain errors of the Pai8300, as shown in Fig28, allow design of motor drives with low torque ripple.




Fig28. Typical Nonlinearity of the Pai8300

5.3 What to Do and What Not to Do

Do not leave the inputs of the Pai8300 unconnected (floating) when the device is powered up. If both device inputs are left floating, the input bias current drives these inputs to the output common-mode of the analog frontend approximately 2V. If the high-side supply voltage VDD1 is below 4 V, the internal common-mode overvoltage detector turns on and makes output -2.5V as described in the Fail-Safe Output section, which may lead to an undesired reaction on the system level.

5.4 Power Supply Recommendations

In a typical frequency inverter application, the high-side power supply (VDD1) for the device is directly derived from the floating power supply of the upper gate driver. For lowest system-level cost, a Zener diode can be used to limit the voltage to 5V or 3.3V \pm 10%. Alternatively, a low-cost low-dropout (LDO) regulator may be used to minimize noise on the power supply. A low-ESR decoupling capacitor of 0.1 μ F to filter this power-supply path is recommended. Place this capacitor (C2 in Figure 49) as close as possible to the VDD1 pin of the Pai8300 for best performance. If better filtering is required, an additional 2.2- μ F capacitor may be used. The floating ground reference (GND1) is derived from the end of the shunt resistor, which is connected to the negative input (INN) of the device. If a four-pin shunt is used, the device inputs are connected to the inner leads, and GND1 is connected to one of the outer leads of the shunt. To decouple the low-side power supply on the controller side, use a 0.1- μ F capacitor placed as close to the VDD2 pin of the Pai8300 as possible, followed by an additional capacitor from 1 μ F to 10 μ F.




Fig29. Zener-Diode-Based, High-Side Power Supply

5.5 Layout

5.5.1 Layout Guidelines

Figure30 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the Pai8300 supply pins) and placement of the other components required by the device. For best performance, place the shunt resistor close to the INP and INN inputs of the Pai8300 and keep the layout of both connections symmetrical.

5.5.2 Layout Example




Fig30. Recommended Layout of the Pai8300

6 Outline Dimensions




Fig31. Outline Package

7 Land Patterns

The Fig32 illustrates the recommended land pattern details for the Pai8300 in a wide-body SOIC-8 package. The values for the dimensions are shown in the illustration.




Fig32. SO8W Land Pattern

Note:

1.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.

8 Top Marking




Fig 33. Top Marking

| | |
|--------|---|
| Line 1 | XXXXXXXX=Product name |
| Line 2 | YY = Work Year WW = Work Week ZZ=Manufacturing code from assembly house |
| Line 3 | XXXX, no special meaning |

9 Reel Information




Fig34. Reel Information

Note: The Pin 1of the chip is in the quadrant Q1

10 Ordering Guide

Table2.Ordering Guide

| Model Name ¹ | Temperature Range | Withstand Voltage Rating (kV _{RMS}) | Package | MSL Peak Temp ¹ | Quantity per reel |
|-------------------------|-------------------|---|-----------|----------------------------|-------------------|
| Pai8300-W5R | -40~125°C | 5.0 | WB SOIC-8 | Level-2-260C-1Year | 1000 |

Note:

¹MSL, Peak Temp.- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

11 Important Notice and Disclaimer

2Pai semi intends to provide customers with the latest, accurate, and in-depth documentation. However, no responsibility is assumed by 2Pai semi for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Characterization data, available modules, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. 2Pai semi reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. 2Pai semi shall have no liability for the consequences of use of the information supplied herein.

Trademarks and registered trademarks are the property of their respective owners. This document does not imply, or express copyright licenses granted hereunder to design or fabricate any integrated circuits.

Room 308-309, No.22, Boxia Road, Pudong New District, Shanghai, 201203, China 021-50850681
2Pai Semiconductor Co., Limited. All rights reserved.

<http://www.rpsemi.com/>

12 Revision History

| Ver | Date | Page | Change Record |
|-----|------------|------|---|
| 0.1 | 2022-06-09 | All | Initial version |
| 0.2 | 2022-08-20 | All | Add figures |
| 0.3 | 2022-09-19 | All | Increase application items, package information |
| 0.4 | 2022-12-05 | All | Update some format |